|
PatentVote.com: Vote on your favourite invention!
|
|
 |
Title: Wave digital filter with multiplexed arithmetic hardware
Claims: I claim: 1. A wave digital filter having minimum arithmetic digital hardware derived from a symmetric lattice reference filter for filtering input digital samples of a signal comprising: an arithmetic unit having first and second inputs and first and second outputs, said arithmetic unit including first combining means for digitally combining the signals at said first and second inputs. multiplying means for digitally multiplying by a multiplicand the combined signals from said first and second inputs, second combining means for digitally combining the multiplied combined signals with the signal at said first input to generate a digital signal at said second output, and third combining means for digitally combining the multiplied combined signals with the digital signal at said second input to produce a digital signal at said first output, said multiplying means being adaptively controlled to vary at predetermined instants its multiplicand in a predetermined cyclical manner, at each of said instants said first, second and third combining means and said multiplying means forming arithmetic combinations of the digital signals present at said first and second inputs at that instant to form the digital signals at said first and second outputs, a plurality of storage means for storing signals from the outputs of said arithmetic unit; first selection means for selectively inputting to said inputs of said arithmetic unit in a predetermined cyclical manner at said predetermined instants said input digital samples and the signals stored in said plurality of storage means; second selection means for selectively inputting to said plurality of storage means in a predetermined cyclical manner at said predetermined instants the signals at said outputs of said arithmetic unit; and means combining selected outputs of said arithmetic unit to generate digital samples of the filtered input signal. 2. A wave digital filter in accordance with claim 1 further comprising: clocking means for generating clock pulses at said predetermined instants; and control means responsive to said clock pulses for generating signals to control said first and second selection means and said multiplying means. 3. A wave digital filter in accordance with claim 2 wherein said plurality of storage means are shift registers. 4. An M+N.sup.th order wave digital filter derived from a symmetric lattice reference filter for filtering input digital samples of a signal comprising: an N.sup.th order one-port digital network for digitally processing said input digital samples comprising: a first arithmetic unit having first and second inputs and first and second outputs, said first arithmetic unit including first combining means for digitally combining the signals at said first and second inputs, multiplying means for digitally multiplying by a multiplicand the combined signals from said first and second inputs, second combining means for digitally combining the multiplied combined signals with the signal on said first input to generate a digital signal at said second output, and third combining means for digitally combining the multiplied combined signals with the digital signal at said second input to produce a digital signal at said first output, said multiplying means being adaptively controlled to vary at predetermined instants its multiplicand in a predetermined cyclical manner, at each of said instants said first, second and third combining means and said multiplying means forming arithmetic combinations of the digital signals present at said first and second inputs at that instant to form the digital signals at said first and second outputs, N storage means for storing signals from the outputs of said first arithmetic unit; first selection means for selectively inputting to said inputs of said first arithmetic unit in a predetermined cyclical manner at said predetermined instants said input digital samples and the signals stored in said N storage means; and second selection means for selectively inputting to said N storage means in a predetermined cyclical manner at said predetermined instants the signals at said outputs of said first arithmetic unit; and an M.sup.th order one-port digital network for digitally processing said input digital samples comprising: a second arithmetic unit having first and second inputs and first and second outputs, said second arithmetic unit including first combining means for digitally combining the signals at said first and second inputs, multiplying means for digitally multiplying by a multiplicand the combined signals from said first and second inputs, second combining means for digitally combining the multiplied combined signals with the signal on said first input to generate a digital signal at said second output, and third combining means for digitally combining the multiplied combined signals with the digital signal at said second input to produce a digital signal at said first output, said multiplying means being adaptively controlled to vary at predetermined instants its multiplicand in a predetermined cyclical manner, at each of said instants said first, second and third combining means and said multiplying means forming arithmetic combinations of the digital signals present at said first and second inputs at that instant to form the digital signals at said first and second outputs; M storage means for storing signals from the outputs of said second arithmetic unit; third selection means for selectively inputting to said inputs of said second arithmetic unit in a predetermined cyclical manner at said predetermined instants said input digital samples and the signals stored in said M storage means; and fourth selection means said M storage means for selectively inputting to said M storage means in a predetermined cyclical manner at said predetermined instants the signals at said outputs of said second arithmetic unit; and means for combining the digitally processed outputs of said M.sup.th and N.sup.th order networks. 5. A wave digital filter in accordance with claim 4 further comprising: clock means for generating clock pulses at said predetermined instants; and control means responsive to said clock pulses for generating signals to control said first, second, third and fourth selection means and said multiplying means in said first and second arithmetic units. 6. A wave digital filter in accordance with claim 5 wherein said N storage means and said M storage means are shift registers. 7. A one-port digital network for processing an input digital signal comprising: an input terminal for receiving said input digital signal; an output terminal for receiving the processed input digital signal; an arithmetic unit having first and second inputs and first and second outputs, said arithmetic unit including first combining means for digitally combining the signals at said first and second inputs, multiplying means for digitally multiplying by a multiplicand the combined signals from said first and second inputs, second combining means for digitally combining the multiplied combined signals with the signal at said first input to generate a digital signal at said second output, and third combining means for digitally combining the multiplied combined signals with the digital signal at said second input to produce a digital signal at said first output, said multiplying means being adaptively controlled to vary at predetermined instants its multiplicand in a predetermined cyclical manner, at each of said instants said first, second and third combining means and said multiplying means forming arithmetic combinations of the digital signals present at said first and second inputs at that instant to form the digital signals at said first and second outputs, means connecting said second output of said arithmetic unit to said output terminal; a plurality of storage means for storing signals from the first and second outputs of said arithmetic unit; first selection means for selectively inputting to said inputs of said arithmetic unit in a predetermined cyclical manner at said predetermined instants said input digital signal and the signals stored in said storage means; and second selection means for selectively inputting to said storage means in a predetermined cyclical manner at said predetermined instants the signals at said first and second outputs of said arithmetic unit. 8. A one-port digital network in accordance with claim 7 further comprising: clocking means for generating clock pulses at said predetermined instants; and control means responsive to said clock pulses for generating signals to control said first and second selection means and said multiplying means. 9. A one-port digital network in accordance with claim 8 wherein said plurality of storage means are shift registers. Other info: Inventors: Mandeville, Gordon J. (Lawrence, MA, US) Application Number: 935873 Filing Date: 1978-08-23 Publication_date: 1980-03-04 Assignee: Bell Telephone Laboratories, Incorporated (Murray Hill, NJ) Primary Class(es): 708/317 Other Classes: US Patent Ref:
Other Refs: Other References: Fettweis et al., "On Adaptors for Wave Digital Filters," IEEE Trans. on Acoustics, Speech & Signal Processing, vol. ASSP-23, No. 6, Dec. 1975, pp. 516-525. Nouta, "Class of Wave Digital Filters Consisting Only of Address & Multipliers" Electronics Letters, vol. 12, No. 19, Sep. 1976, pp. 500-501. | |