PatentVote.com: Vote on your favourite invention!

Next ten patents ordered by date:
Multiple phase clock generator
Apparatus comprising a plurality of separate parts, and control apparatus for producing synchronizing control signals for said separate parts
Pulse width and amplitude screening circuit
Encoding altimeter
Frequency memory apparatus
FM discriminator circuit
Stereo signal demodulator in a four-channel stereo broadcast receiver comprising means for performing delay equalization together with sampling of a composite signal
Frequency demodulator, especially for data-transmission system
Transistor amplifier
CMOS differential amplifier circuit utilizing a CMOS current sinking transistor which tracks CMOS current sourcing transistors
Translate:
En
De
Es
Fr
It
Pt
Ja
Ko
Zh 

 

Title: Disturbance pulse detector circuit for radio receiver blanking



Do you think this is a good invention? Vote now:

 Votes so far: For:(0) Against:(0)
Claims: I claim:

1. In an interference blanking circuit for a radio receiver which includes an interference detector circuit and a blanking switch interposed between the output of the demodulator of the receiver and the circuits for utilizing the demodulated signal, the improved interference detector circuit which comprises the combination of:

first disturbance recognition means (16) connected to the output of the demodulator and having a sensitivity maximum in a first frequency region lying slightly above the frequency band of the utilizable demodulated signal for recognizing the effects of a disturbance in said frequency region;

second disturbance recognition means (17) connected to the output of the demodulator for recognizing the high-frequency components of disturbances in a frequency region well above the frequency region in which said first disturbance recognition means is most sensitive, and

means connected to the outputs of said first and second disturbance recognition means for providing a blanking signal for operating the blanking switch of the receiver to interrupt the demodulated signal of the receiver only when both said first and said second disturbance recognition means (16, 17) recognize disturbance components in their respective frequency regions of sensitivity.

2. Improved interference detector circuit as defined in claim 1, in which said first disturbance recognition means (16) has its greatest sensitivity of response between 70 and 100 kHz.

3. Improved interference detector circuit as defined in claim 1, in which said second disturbance recognition means (17) has its greatest sensitivity of response in a frequency range above 200 kHz.

4. Improved interference detector circuit as defined in claim 1, in which said first disturbance recognition means (16) includes high-pass circuit means (37, 38) for providing a steep response sensitivity characteristic with respect to frequency between the frequency band of the useful demodulated signal and the frequency of greatest response sensitivity of said first disturbance recognition means.

5. Improved interference detector circuit as defined in claim 1, in which said first disturbance recognition means (16) includes separate recognition threshold switches (52, 54) respectively for positive-going and for negative-going disturbance pulses.

6. Improved interference detector circuit as defined in claim 1, in which said second disturbance recognition means (17) is equipped with a plurality of differentiating circuits (61, 62; 65, 66; 70, 71) and includes recognition switching means (73a, 74) controlled by differentiated signals differentiated thereby.

7. Inproved interference detector circuit as defined in claim 1, in which said second disturbance recognition means (17) includes separate recognition switching means (73a, 74) respectively provided for operation upon recognition of disturbance pulses with positive-going leading edges and recognition of disturbance pulses with negative-going leading edges respectively.

8. Improved interference detector circuit as defined in claim 1, in which said means for interrupting the output of the demodulator of the receiver only when both said first and said second disturbance recognition means operate includes an AND-gate (83) and includes means for delaying the output of said second disturbance recognition means (17) and for applying said output thus delayed to an intput of said AND-gate.

9. Improved interference detector circuit as defined in claim 8, in which said delay means includes pulse-shaping circuit means (82) for broadening in time the output pulse of said second disturbance recognition means (17).

10. Improved interference detector circuit as defined in claim 1, in which means for preventing excessive blanking are provided which are arranged to bridge and thereby render ineffective the blanking switch for interrupting the output of the receiver demodulator when a predetermined number of blanking operations wiithin a predetermined time interval is exceeded.

11. Improved interference detector circuit as defined in claim 10, in which said means for preventing excessive blanking consists essentially of a capacitor (90) arranged to be subjected to variations in the amount of its charge in response to the control pulses utilized for operating the blanking switch.

Other info:


Inventors: Hansen, Jens (Hildesheim, DT)

Application Number: 591318
Filing Date: 1975-06-30
Publication_date: 1976-06-01
Assignee: Blaupunkt-Werke GmbH (Hildesheim, DT)
Primary Class(es): 455/223 455/334
Other Classes:
US Patent Ref:
2802939Aug, 1957Klehfoth325/478.
3213372Oct, 1965Kurvits325/478.
3568068Mar, 1971Russel, Jr.325/348.
3919482Nov, 1975Hamada325/478.

Other Refs:
Primary Examiner: Griffin, Robert L.
Assistant Examiner: Ng, Jin F.
Attorney: Woodward; William R.