PatentVote.com: Vote on your favourite invention!

Next ten patents ordered by date:
Translate:
En
De
Es
Fr
It
Pt
Ja
Ko
Zh 

 

Title: Method and apparatus for fault detection in PCM muliplexed system

Abstract: An idle channel test is provided for a digital time division multiplex and time switching network telecommunications system to detect and diagnose faults in an information path which routes digital information in dedicated channel time slots to and from a "time" switching network. In order to detect and diagnose faults in the information path which includes multiplex/demultiplex circuitry, an idle channel is selected as a test channel at the input to the multiplexer which in turn is the input to the switching network, a test pattern including a bit pattern and a parity bit is inserted into the test channel, the test pattern is connected via the switching network back to one of the demultiplexers and the bit pattern and parity bit are monitored for errors. The idle channel test also allows for the deliberate insertion of a bit pattern error or a parity bit error so the loop from multiplexer, through the switching network and back to any one of a plurality of predetermined demultiplexers can be marked by the propogation of the inserted bit pattern or parity bit error for isolating a fault in the loop.


Do you think this is a good invention? Vote now:

 Votes so far: For:(0) Against:(0)
Other info:


Inventors: Pitroda, Satyan G. (Villa Park, IL, US)
Min, Byung C. (Bolingbrook, IL, US)
Chaddha, Tej N. (Clarendon Hills, IL, US)

Application Number: 906244
Filing Date: 1978-05-15
Publication_date: 1979-04-10
Assignee: Wescom Switching, Inc. (Downers Grove, IL)
Primary Class(es): 370/244 370/248, 370/375, 370/459, 370/535
Other Classes:
US Patent Ref:
3686441Aug, 1972Thomas179/15.

Other Refs: 1444919
Aug, 1976GB

Primary Examiner: Claffy, Kathleen H.
Assistant Examiner: Kemeny, E. S.
Attorney: Leydig, Voit, Osann, Mayer & Holt, Ltd.