|
|

|
|
Title:
Process of making a filament-type memory semiconductor device
Abstract:
An improved memory device to be used in a D.C. circuit which device includes a pair of spaced electrodes between which extends a body of a generally amorphous high resistance memory semiconductor material made of a composition of at least two elements and wherein the application to the electrodes of one or more set voltage pulses in excess of a given threshold level produces a relatively low resistance filamentous path comprising a deposit of at least one of said elements in a crystalline or relatively ordered state. When one or more D.C. current reset pulses of a given value and duration are fed through the filamentous path, the crystalline deposit is returned to a relatively disordered state and the more electropositive element of said composition normally tends to migrate to the negative electrode and the more electronegative element thereof normally tends to migrate to the positive electrode. The improvement is that the amorphous memory semiconductor in the fabrication thereof is provided adjacent substantially the entire surface area thereof facing one of the adjacent electrodes an electrode-memory semiconductor interface region containing a substantially higher concentration of said element which would normally tend to migrate thereto during said reset operation, such electrode-memory semiconductor interface region being sufficiently extensive and having a sufficient concentration of said element to effect a stabilized gradient of said element through the reset region of the semiconductor material in at most a small number of set-reset cycles, so that threshold voltage stabilization is achieved substantially immediately thereafter.
Do you think this is a good invention? Vote now:
Votes so far: For:(0) Against:(0) Other info:
Inventors:
Buckley, William D. (Troy, MI, US)
Application Number:
579821
Filing Date: 1975-05-22 Publication_date: 1976-09-14 Assignee:
Primary Class(es):
438/468
148/DIG43, 148/DIG53, 148/DIG72, 148/DIG122, 257/E29.042, 257/E45.002, 438/483, 438/900, 438/927
Other Classes:
US Patent Ref:
Other Refs:
Primary Examiner:
Rutledge, L. Dewayne
Assistant Examiner:
Davis, J. M.
Attorney:
Wallenstein, Spangenberg, Hattis & Strampel
|
|

|