Home

Primary Examiner: Hecker, Stuart N.
Assistant Examiner:
Attorney: Christoffersen; H., Schanzer; Henry I.

Next ten patents ordered by date:

Circular magnetic domain devices
Bistable magnetic bubble domain devices
Compound detector for magnetic domain memory devices
Apparatus for the detection of vibration in rotating machinery
Monitoring system
Apparatus for generating graphical configurations
Displays
Circuit arrangement for the digital control of operating functions via sensor electrodes, especially in radio and television receivers
System and method for linearizing analog measurements during analog-to-digital conversion
High-speed Manchester code demodulator

Translate:
En
De
Es
Fr
It
Pt
Ja
Ko
Zh

Title: Information storage circuit

Abstract: A non-saturating binary memory cell includes a bistable circuit comprising two cross coupled transistors with an offset resistor connected to their emitters and a third transistor having its collector-to-emitter path connected between the base of one of said two cross-coupled transistors and a data line. Information present on the data line is written into the bistable circuit by passing a turn on current through a first diode in a direction to forward bias the base of said third transistor. The writing of information into the bistable circuit is selectively inhibited by means of a diode network connected to prevent the forward biasing of said third transistor.

Do you think this is a good invention? Vote now:

Votes so far: For:(0) Against:(0)
Other info:

Inventors: Payne, Michael Ian (Somerville, NJ, US)

Application Number: 556933
Filing Date: 1975-03-10
Publication_date: 1976-09-07
Assignee: RCA Corporation (New York, NY)
Primary Class(es): 365/190 257/E23.168, 327/222, 327/565, 365/154, 365/195
Other Classes:
US Patent Ref:

3761898

Sep, 1973

Pao

340/173.

Other Refs: Other References: RCA Linear Integrated Circuits, 8/70, pp. 4, 5, 9.
Moore, Storage Cell With Single Single Bit Line, IBM Technical Disclosure Bulletin, vol. 14, No. 6, 11/71 p. 1693.
Bleher et al., Accessing Circuit for Memory Cell, IBM Technical Disclosure Bulletin, vol. 14, No. 9, 2/72, pp. 2821-2822.
Moore, et al., Fast NDRO Memory Circuits for Integration, IBM Technical Disclosure Bulletin, vol. 14, No. 6, 11/71 p. 1666.
Bodendorf et al., Polarity-Hold Circuit with True and Complement Output, IBM Technical Disclosure Bulletin, vol. 14, No. 2 7/71, p. 416.
Berding, Simultaneous Read-Write Monolithic Storage Cell, IBM Technical Disclosure Bulletin, vol. 13, No. 3, 8/70, p. 620.
Wo, Flip-Flop with Subcollector Interconnections, IBM Technical Disclosure Bulletin, vol. 14, No. 6, 11/71, p. 1682.