|
|

|
|
Title:
Collector-up dynamic memory cell
Abstract:
A bipolar collector-up dynamic memory cell of the type utilized for storing information by writing and alternately reading information on a word line in response to a bit signal input. The memory cell includes a semiconductor body of one conductivity type having a planar surface, and a first transistor formed in the body having emitter, base and collector regions. The emitter is coupled to the word line and the base is coupled to the bit signal input. The collector region is of opposite conductivity type and is formed in the body extending to the surface to form a junction boundary between the collector and the body capable of exhibiting capacitance thereacross. A second transistor is formed in the body having emitter, base and collector regions. The base region is coupled to the bit signal input. The emitter and collector regions are connected between the word line and the collector of the first transistor and are capable of providing a forward current path from said first transistor collector to the word line. Means is also disclosed for writing and reading logic one and zero information bits in the memory cell.
Do you think this is a good invention? Vote now:
Votes so far: For:(0) Against:(0) Other info:
Inventors:
Russell, Lewis K. (San Jose, CA, US)
Application Number:
512909
Filing Date: 1974-10-07 Publication_date: 1976-01-06 Assignee:
Signetics Corporation (Sunnyvale, CA)
Primary Class(es):
365/149
365/72, 365/177
Other Classes:
US Patent Ref:
Other Refs:
Primary Examiner:
Fears, Terrell W.
Assistant Examiner:
Attorney:
Flehr, Hohbach, Test
|
|

|